An Autonomous Institute

(Approved By AICTE, New Delhi Affiliated To VTU, Belagavi

Recognized By UGC

Under 2(f) & 12(B), Accredited By NBA & NAAC)

DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING

III SEMESTER

MVJ22EE33– ANALOG ELECTRONIC CIRCUITS LABORATORY

ACADEMIC YEAR 2024–2025

LABORATORY MANUAL

NAM E OF THE STUDENT :

BRANCH :

UNIVERSITY SEAT NO. :

SEMESTER & SECTION :

Analog Electronic Circuit Lab (MVJ22EE33)

BATCH :

MISSION & VISION OF EEE DEPARTMENT

Vision:
“To produce adequately trained socially responsible and innovative
engineers in the area of electrical & electronics engineering, competent
enough to enhance the image of the country in international arena”.

Mission:
To achieve the vision goals the following specific tasks are undertaken:
M1: Commitment to world class teaching, mentoring and intellectual
stimulation.
M2: Exposure to latest technologies and industrial practices through
industrial interactionand collaboration.
M3: Inculcating value based education leading to social awareness.
M4: Encouraging entrepreneurship activities.

ProgrammeEducational Objectives(PEOs)

PEO1: Professional career: Graduates will have a flourishing career in

electrical and electronics engineering or associated industries.
PEO2: Perspective towards lifelong learning: Graduates will have ability
to adapt with emerging trends and carries research.
PEO3: Environment sustainability: Graduates will acquire managerial skill
to solve technical issues at the least economical and ecological cost.

ProgrammeOutcomes(POs)

Engineering knowledge: Apply the knowledge of mathematics,

PO1 science, engineeringfundamentals, and an engineering specialization to
the solution of complex engineering problems.

PO2 Problem analysis: Identify, formulate, review research literature, and

analyze complexengineering problems reaching substantiated
DEPARTMENT OF EEE Page | PAGE \* MERGEFORMAT 49
Analog Electronic Circuit Lab (MVJ22EE33)

conclusions using first principles of mathematics, natural sciences, and

engineering sciences.

Design/development of solutions: Design solutions for complex

engineering problems anddesign system components or processes that
PO3 meet the specified needs with appropriate consideration for the public
health and safety, and the cultural, societal, and environmental
considerations.
Conduct investigations of complex problems: Use research-based
knowledge and researchmethods including design of experiments,
PO4
analysis and interpretation of data, and synthesis of the information to
provide valid conclusions.
Modern tool usage: Create, select, and apply appropriate techniques,
resources, and modernengineering and IT tools including prediction and
PO5
modeling to complex engineering activities with an understanding of the
limitations.
The engineer and society: Apply reasoning informed by the
contextual knowledge to assesssocietal, health, safety, legal and
PO6
cultural issues and the consequent responsibilities relevant to the
professional engineering practice.
Environment and sustainability: Understand the impact of the
professional engineering solutionsin societal and environmental
PO7
contexts, and demonstrate the knowledge of, and need for sustainable
development.
Ethics: Apply ethical principles and commit to professional ethics and
PO8
responsibilities and norms ofthe engineering practice.
Individual and team work: Function effectively as an individual, and
PO9 as a member or leader indiverse teams, and in multidisciplinary
settings.

Communication: Communicate effectively on complex engineering

activities with the engineeringcommunity and with society at large, such
PO1
as, being able to comprehend and write effective reports and design
0
documentation, make effective presentations, and give and receive
clear instructions.
Project management and finance: Demonstrate knowledge and
PO1 understanding of theengineering and management principles and apply
1 these to one’s own work, as a member and leader in a team, to manage
projects and in multidisciplinary environments.
Life-long learning: Recognize the need for, and have the preparation
PO1
and ability to engage inindependent and life-long learning in the
2
broadest context of technological change.

DEPARTMENT OF EEE Page | PAGE \* MERGEFORMAT 49

Analog Electronic Circuit Lab (MVJ22EE33)

Course Outcomes (COs)

After performing the experiments, a student will be able to:

1. To design and test clipper and clamper circuits

2. To study the input and output characteristics of BJT
3. To studt the applications of feedback amplifiers.
4. Analyze and Design sinusoidal oscillator circuits.
5. To design and realize power amplifiers.

DEPARTMENT OF EEE Page | PAGE \* MERGEFORMAT 49

Analog Electronic Circuit Lab (MVJ22EE33)

MVJ COLLEGE OF ENGINEERING

DEPARTMENT OF ELECTRICAL & ELECTRONICS ENGINEERING

ELECTRONICS LAB DO’S AND DON’TS

DO’S DON’TS
 Assemble 5 minutes before start  Being irregular to lab
of lab
 Strictly follow dress code  Damage any equipments
 Maintain silence in Lab  Move from one table to another
 Bring lab observation notebooks  Crowd in front of issue counter
with circuit diagrams, truth table,
equations etc drawn/written
 Completed lab record book of  Pull off connection when supply is
previous experiments should be ON
submitted before start of lab
 Check the circuit connection
before switching on the supply
 Check components before start of
experiment
 Return components after
experiment
 Switch off power supply before
leaving
 Leave lab after getting signature
by concerned faculty in charge
 85% attendance is a must

DEPARTMENT OF EEE Page | PAGE \* MERGEFORMAT 49

Analog Electronic Circuit Lab (MVJ22EE33)

MVJ COLLEGE OF ENGINEERING

DEPARTMENT OF ELECTRICAL & ELECTRONICS ENGINEERING
Analog Electronic circuitLab (MVJ22EE33)

Syllabus

SI.NO EXPERIMENTS

1 Experiments on series, shunt, and double ended clippers.

2 Experiments on positive and negative clampers.

3 Static Transistor characteristics for CE modes and

determination of h parameters.

4 Frequency response of single stage BJT RC coupled amplifier

and determination of half power points, bandwidth, input,
and output impedances.

5 Design and testing of Class A and Class B power amplifier

and to determine conversion efficiency.

6 Design and testing of BJT-RC phase shift oscillator for given

frequency of oscillation.

7 Design and testing of Wien bridge oscillator for given

frequency of oscillation using EDA software PSpice.

8 Design and testing of crystal oscillator for given frequency of

2MHz and compare with the theoretical frequency using EDA
software PSpice.

Along with mandatory experiments students are advised to complete two open
ended experiments. The following are some suggestions for open ended
experiments.

1 Design of voltage series feedback amplifier.

2 Simulate Wien Bridge oscillator using PSpice and determine

the frequency of oscillation.

DEPARTMENT OF EEE Page | PAGE \* MERGEFORMAT 49

Analog Electronic Circuit Lab (MVJ22EE33)

CONTENTS

Expt. Name Of The Experiment Page

No Nos

Analog and Digital Electronics

1 Design of different series, shunt, and double ended clippers

2 Design of positive and negative clampers.

3 Static Transistor characteristics for CE modes and determination of h

parameters.

4 Realization of Single stage BJT RC coupled amplifiers

5 Realization of Class A and Class B power amplifiers

6 Design of BJT-RC phase shift oscillator for a given frequency of oscillation

and prove it practically.

7 Realization of Wien bridge oscillator for given frequency of oscillation

using EDA software PSpice.

8 Design and realization of crystal oscillator for given frequency of 2MHz

using EDA software PSpice

Appendix

Question Bank

Model Viva Questions

ADDITIONAL EXPERIMENTS

1 Realization of voltage series feedback amplifier

2 Simulation of Wien Bridge oscillator using PSpice

ANALOG ELECTRONICS INTRODUCTION

Pin assignment of Transistor:

DEPARTMENT OF EEE Page | PAGE \* MERGEFORMAT 49
Analog Electronic Circuit Lab (MVJ22EE33)

View from side of pins

View from top of casing

Experiment No: 01 Date:

DESIGN OF DIFFERENT SERIES, SHUNT, AND DOUBLE

ENDED CLIPPERS
DEPARTMENT OF EEE Page | PAGE \* MERGEFORMAT 49
Analog Electronic Circuit Lab (MVJ22EE33)

Aim: To Design and test series, shunt, and double ended clippers

Apparatus Required:

Sl. No Apparatus Range Quantity

Theory:

Positive clipper: Positive clipper means positive part of input will be clipped off
without distorting the remaining negative part of the input.

Negative clipper: Negative clipper means negative part of input will be clipped off
without distorting the remaining positive part of the input.

1. POSITIVE PEAK CLIPPER:

Circuit Diagram:

DESIGN:
Let the output voltage be clipped to say +2V.

Therefore, Vo (max) = +2V

DEPARTMENT OF EEE Page | PAGE \* MERGEFORMAT 49

Analog Electronic Circuit Lab (MVJ22EE33)

From circuit diagram, Vo(max) = Vd + Vref

where Vd is diode forward voltage drop = 0.5V

Therefore, Vref = Vo(max) – Vd =2 - 0.5 = 1.5V

The value of resistor R is chosen to be R = [V i (max) - Vo]/Id.

Where Id is diode forward current (we can choose the value of I d from 1mA to 10mA)

Let input voltage be 6V, Id = 2mA

CHOOSE R =10K

PROCEDURE:

1. Rig up the circuit as shown in the circuit diagram. A sinusoidal signal of 1 KHz and amplitude of 6V p-p (peak
amplitude should be greater than clipping level) is applied at input V i.
2. Observe output signal on the CRO and verify it with the given waveform.
3. Apply Vi and Vo to the X and Y channel of the CRO respectively and transfer
characteristics are obtained using XY mode on CRO.

EXPECTED WAVEFORM:
Vin
V0
Vref

Vo

DEPARTMENT OF EEE Page | PAGE \* MERGEFORMAT 49

Analog Electronic Circuit Lab (MVJ22EE33)

Transfer Characteristics:
Vref

Transmission Clipping
Vi
Vref

2. NEGATIVE PEAK CLIPPER:

Circuit Diagram:

Design:
Let the negative peak voltage to be clipped be –2V.

Vo(min) = -Vd - Vref

-Vref = Vo(min) +Vd

-Vref = -2 + 0.5 = -1.5V

Let input voltage be 6Vp-p, Id = 2mA

CHOOSE R =10K

EXPECTED WAVEFORM:

DEPARTMENT OF EEE Page | PAGE \* MERGEFORMAT 49

Analog Electronic Circuit Lab (MVJ22EE33)

TRANSFER CHARACTERISTICS:
Vo

-2V Vi

3. DIODE -2V SERIES CLIPPING ABOVE Vref

Clipping Transmission
Circuit Diagram:

Design:
Let output voltage be clipped at +2V.

Vo (max) = Vref = 2V

Choose R =10K.

DEPARTMENT OF EEE Page | PAGE \* MERGEFORMAT 49

Analog Electronic Circuit Lab (MVJ22EE33)

Expected Waveform:

Vi

+2V

Vo t

TRANSFER CHARACTERISTICS:

Vo
+2V

Vi
+2V

Transmission Clipping

4. DIODE SERIES CLIPPING BELOW

Circuit Diagram:

Design:
Let output voltage be clipped at –2V, Vo (min) = Vref = -2V
Choose R =10K.
DEPARTMENT OF EEE Page | PAGE \* MERGEFORMAT 49
Analog Electronic Circuit Lab (MVJ22EE33)

EXPECTED WAVEFORM:

-2V

TRANSFER CHARACTERISTICS:

Vo

-2V
Vi

-2VClipping Transmission

5. CLIPPING AT TWO INDEPENDENT LEVELS OR SLICER

CIRCUIT DIAGRAM:

Design:
To obtain a slice of input voltage between 2V and 4V levels at its output.

Let Vref1> Vref2, Since Vo(max) = 4V,

DEPARTMENT OF EEE Page | PAGE \* MERGEFORMAT 49

Analog Electronic Circuit Lab (MVJ22EE33)

We have V o(max) = Vref1 + Vd (diode drop).

Therefore, V ref1 = Vo (max) - Vd,

V ref1 = 4 - 0.5 = 3.5V,

V o(min) = Vref2 –Vd,

V ref2 = Vo(min) + Vd= 2 + 0.5 = 2.5V

Let input voltage, V i = 10V.

CHOOSE R =10K

Expected Waveform:
Vo
4v Vi

2v

Transfer Characteristics:

Vo
4V

2V
6. DOUBLE ENDED CLIPPER TO GENERATE A SYMMETRICAL SQUARE WAVE OR
SQUARER

CIRCUIT DIAGRAM:

Design:

DEPARTMENT OF EEE Page | PAGE \* MERGEFORMAT 49

Analog Electronic Circuit Lab (MVJ22EE33)

To generate a symmetrical square wave of VR volts when Vi = Vmsint

Let Vo(max) =+4V

Vo(max) = Vd + Vref1

Vref1 = Vo(max) – Vd

= 4 - 0.5 = 3.5V,

Vo min = -Vd- Vref2

-Vref2 = Vo (min) + Vd

= -4 + 0.5 = -3.5V

Let input voltage, Vi is 10V.

Choose R = 10K

EXPECTED WAVEFORM:

Vi
4v
Vo

-4v
Transfer Characteristics:

Vo

-4 Vi
4-4

-4
Viva questions:

1. Without a DC source, a clipper circuit acts like ------------

Ans: Rectifier
2. What is function of clamper circuit?

DEPARTMENT OF EEE Page | PAGE \* MERGEFORMAT 49

Analog Electronic Circuit Lab (MVJ22EE33)

Ans: Introduce a DC level into AC signal.

3. What is the other name of clipper circuit?
Ans: Slicers, Voltage limiters, amplitude selectors.
4. List the applications of clipper circuits?
Ans: (i) Used to generate different waveforms like square, rectangular,
trapezoidal
(ii) Series clipper are employed as noise limiters in FM transmitter by
clipping excessive peaks.
5. What is other name of clamping crcuits?
Ans: DC insertors, Dc restorers.
6. What is the charging time of clamping circuit?
Ans: RC

Result:

DEPARTMENT OF EEE Page | PAGE \* MERGEFORMAT 49

Analog Electronic Circuit Lab (MVJ22EE33)

Experiment No: 02 Date:

DIODE POSITIVE AND NEGATIVE CLAMPERS

Aim: To design and test the clamping circuits (positive / negative clamping)

Apparatus:

Sl. No Apparatus Range Quantity

Theory: The function of establishing recurring negative extremity at

constant reference level is called clamper.

Diagram:

Negative Clamper Circuit

Design:
DEPARTMENT OF EEE Page | PAGE \* MERGEFORMAT 49
Analog Electronic Circuit Lab (MVJ22EE33)

To design a clamper circuit to clamp negative peak of the output voltage

At –2V, we have

Vo = -Vref+Vd(Here sign convention is not taken)

-Vref = Vo -Vd

= -2 - 0.5 = -2.5V.

Given frequency = 1 KHz, T = 1ms

Choose RC >> T (so that tilt in the waveform is negligible)

Let RC = 10T, RC = 10 x 1ms = 10ms,

Choose C =1 μf

R =10MS / 1 ΜF =10K
Procedure:
1. Rig up the circuit as shown in the circuit diagram.
2. Input sinusoidal signal of 1 KHz frequency and amplitude of 6V p-p is applied (peak amplitude of input must be
greater than clamping level).
3. Display the output on CRO and compare it with the given waveforms.

EXPECTED WAVEFORMS:

W
ITHOUT REFERENCE VOLTAGE WITH REFERENCE VOLTAGE

DEPARTMENT OF EEE Page | PAGE \* MERGEFORMAT 49

Analog Electronic Circuit Lab (MVJ22EE33)

POSITIVE CLAMPER CIRCUIT DIAGRAM

Design:

Vo = Vref - Vd(Here sign convention is not taken)

Vref = Vo + Vd

= 2 + 0.5 = 2.5V

To clamp positive peak at 2V choose Vref= 2.5 V

Given frequency = 1 KHz, T = 1ms

Choose RC >> T (so that tilt in the waveform is negligible)

Let RC = 10T, RC = 10 x 1ms = 10ms,

Choose C = 1 μF,

So R=10ms / 1 μF = 10K

PROCEDURE:
1. Rig up the circuit as shown in the circuit diagram.
2. Input sinusoidal signal of 1 KHz frequency and amplitude of 8V p-p is applied (peak amplitude of input must be
greater than clamping level).
3. Display the output on CRO and compare it with the given waveforms.
4. For the same circuit, give a square wave input and compare it with the given waveforms.
5. Make Vref= 0V and observe that the positive peaks are clamped almost to 0V.
Expected Waveform:

DEPARTMENT OF EEE Page | PAGE \* MERGEFORMAT 49

Analog Electronic Circuit Lab (MVJ22EE33)

Without Reference Voltage With Reference Voltage

Result:

DEPARTMENT OF EEE Page | PAGE \* MERGEFORMAT 49

Analog Electronic Circuit Lab (MVJ22EE33)

Experiment No:03 Date:

STATIC CHARACTERISTICS OF BJT IN CE CONFIGURATION

Aim: To study input and output characteristics of a npn Bipolar

Junction Transistor (BJT) inCommon-emitterconfiguration.

Apparatus Required:

Sl. No Apparatus Range Quantity

Theory: The transistor is a two junction, three terminal semiconductor

device which has three regionsnamely the emitter region, the base region,
and the collector region. There are two types oftransistors. Annpn transistor
has an n type emitter, a p type base and an n type collector while apnp
transistor has a p type emitter, an n type base and a p type collector. The
emitter is heavilydoped, base region is thin and lightly doped and collector is
moderately doped and is the largest.The current conduction in transistors
takes place due to both charge carriers- that is electrons andholesand
hencetheyare named BipolarJunctionTransistors (BJT).

BJTs are used to amplify current, using a small base current to control a
large current betweenthe collector and the emitter. This amplification is so
important that one of the most noted parameters ofgain, β(or hFE),
whichistheratio of collectorcurrenttobase current.

When the BJT is used with the base and emitter terminals as the input and
the collector and emitterterminalsastheoutput, thecurrentgainaswell
asthevoltagegainislarge.It isforthisreasonthatthiscommon-
emitter(CE)Configurationisthemost
usefulconnectionfortheBJTinelectronicsystems

DEPARTMENT OF EEE Page | PAGE \* MERGEFORMAT 49

Analog Electronic Circuit Lab (MVJ22EE33)

Themostimportantcharacteristicsoftransistorinanyconfigurationareinputandoutputchara
cteristics.

InputCharacteristics:‐
It is the curve between input current I B and input voltage VBE constant
collector emitter voltageVCE. The input characteristic resembles a
forward biased diode curve. After cut in voltage the
IBincreasesrapidlywithsmallincreaseinVBE.Itmeansthatdynamicinputresi
stanceissmallinCEconfiguration. It is the ratio of change in V BE to the
resulting change in base current at constantcollectoremitter voltage.It
isgivenbyΔVBE/ ΔIB

OutputCharacteristics:‐
This characteristic shows relation between collector current I Cand
collector voltage for
variousvaluesofbasecurrent.Thechangeincollectoremittervoltagecause
ssmallchangeinthecollectorcurrent for the constant base current,
which defines the dynamic resistance and is given as ΔVCE /ΔICat
constant IB. The output characteristic of common emitter configuration
consists of threeregions:Active, Saturation and Cut‐off.

Circuit Diagram:

DEPARTMENT OF EEE Page | PAGE \* MERGEFORMAT 49

Analog Electronic Circuit Lab (MVJ22EE33)

OBSERVATION:

INPUTCHARACTERISTICS
VBB VCE=2V VCE=3V
VBE(V) IB(µA) VBE(V) IB(µA)
0.1
0.2
.
1
1.5
.
5

OUTPUTCHARACTERISTICS
VCC IB=10(µA) IB=20(µA)

VCE(V) Ic(mA) VCE(V) Ic(mA)

0
0.2
.
.
1
1.5
.
.
5
6
.
15

DEPARTMENT OF EEE Page | PAGE \* MERGEFORMAT 49

Analog Electronic Circuit Lab (MVJ22EE33)

Procedure:
A. InputCharacteristics
1) Makethe circuitconnectionasshowninthecircuitdiagram.
2) SetthevoltageVCE=2 VandvaryIBwiththehelpof VBBandmeasure
VBE.
3) SetthevoltageV CE=3 VandvaryIBwiththehelpof VBBandmeasure
VBE.
4) Plotgraphof IB v/sVBE.
5) EvaluatedynamicinputresistancewhichistheratioofchangeinV B
Etotheresultingchangeinbasecurrent at constant
collectoremitter voltage.It isgiven byΔVBE/ΔIB
6) The reciprocal of the slope of the linear part of the
characteristic gives the dynamic inputresistanceof
thetransistor.

B. OutputCharacteristics
1)
KeepIBconstantsay10 μA,varyVCE and notedownthecollector
currentIC.
2)
NowkeepIB=20μA, varyVCEandnotedownthecollectorcurrentIC.
3)
Plotgraph of IBv/sVCE.
4)
The change in collector emitter voltage causes small change
in the collector current for theconstant base current, which
defines the dynamic output resistance and is given as ΔVCE /
ΔIC atconstantIBortheoutput conductanceisgiven ∆IC/∆VCEwith
the IBat aconstant current.
5)
Find output conductance from the slope of the linear portion
of the characteristic curves and also find small-signal current
gain which is calculated by β = ∆IC/∆IB with the VCE at a
constantvoltage.
Calculations from Graph:

1. Input Characteristics: To obtain input resistance find VBE and IB for a

constant VCE on one of the input characteristics.

Input impedance = hie = Ri = VBE / IB (VCE is constant)

Reverse voltage gain = hre = VEB / VCE (IB = constant)

2. Output Characteristics: To obtain output resistance find IC and VCB at a

constant IB.

Output admittance 1/hoe = Ro = IC / VCE (IB is constant)

Forward current gain = hfe = IC / IB (VCE = constant)

DEPARTMENT OF EEE Page | PAGE \* MERGEFORMAT 49

Analog Electronic Circuit Lab (MVJ22EE33)

RESULTS:
1. Small-SignalCurrentGain:
2. Dynamicinputresistance:
3. Dynamicoutputresistance:

Viva Questions:
1. What is the function of base region of a transistor ? Why is
this region made thinandlightlydoped?
2. Whatisthevoltageacrossthecollectortoemitterterminalwhenthetra
nsistorisin
(i) saturation(ii)cut-off(iii)activeregion?
3. Describethenecessaryconditions
ofoperationintheactiveregionintermsofVBEandVCE.
4. Whatisbasewidthmodulation?

DEPARTMENT OF EEE Page | PAGE \* MERGEFORMAT 49

Analog Electronic Circuit Lab (MVJ22EE33)

Experiment No:04 Date:

SINGLE STAGE RC AMPLIFIER USING BJT

Aim: To draw the frequency response of single stage BJT RC coupled amplifier and
determination of half power points, bandwidth, input, and output impedances.

Apparatus Required:

Quantit
Sl. No Apparatus Range
y

Theory: In RC coupled amplifier, the input capacitor is used to couple the input
signal to the base of first transistor. Since the coupling from one stage to next be
achieved by a coupling capacitor followed by a connection to a shunt resistor, such
amplifiers are called resistance capacitance (RC) coupled amplifiers. When an ac
signal is applied to the input of the first stage it is amplified with a phase reversal
by the transistor.

Circuit Diagram:

DEPARTMENT OF EEE Page | PAGE \* MERGEFORMAT 49

Analog Electronic Circuit Lab (MVJ22EE33)

Specification:
VCC = +12 V; IC (max) = 5mA;  = 100;

The amplifier gives good stabilization for both leakage and current gain, when V RE =
10% Vcc and the current through R1 should be much larger than the base current at
least 10:1.

Design to Determine VCE (Refer figure)

IC (max)
VCC 12 5mA
VCEQ = = =6V
2 2
ICQ

1. To find RE:

IC = IE ≈= 10ma VCEQ VCC

VRE = 10% VCC = 10%/12 = 1.2 V
IERE = 1.2 V 12V
6V
IEIC

VRE = ICRE = 1.2 V

RE = 1.2V / ( 5* 10-3 )= 220

SO SELECT NEAREST STANDARD VALUE AS 240.

2. To find RC :

VRC = VCC - VCE - VRE = (12 – 6 - 1.2) V = 4.8V

VRC 12 – 6 –1.2 4.8V

RC = = = = 960
-3 -3
IC EEE
DEPARTMENT OF 5 x 10 5 xPage
10 | PAGE \* MERGEFORMAT 49
Analog Electronic Circuit Lab (MVJ22EE33)

So, RC = 1K (nearest standard value)

3. To find R1& R2:

IB= IC /  = 5 x 10-3 / 100 = 50 A

Assume that 10 IB is flowing through Resistor R1, 9 IB is flowing through R2 and IB is
going to the base of the transistor.

R1 x 10 IB + R2 x 9 IB = VCC = VR1 + VR2

VR2 = VBE + VRE = 0.7V + 1.2V = 1.9V

VR2 = R2 x 9 IB = 1.9V

R2 = 1.9V / 9 IB = 1.9V / 9 * 50 A = 4.2K. So select nearest standard value as 4.7K

Vcc= VR1 + VR2

12V = R1 x 10 IB + 1.9V

R1 x 10 IB = (12 - 1.9) V = 10.1V

R1 = 10.1V (500A) = 20K

4. To find Coupling Capacitors C1 &C2:

XC1  0.1 Ri
R I = R1  R2  hie
R I = 22K  4.7K  1K
R I = 806.8
XC1  0.1 R I  80.68
1/ (2f)  80.68, f =5 0Hz
C1 = 39F
Select C1, C2 = 47 F is selected.

5. To find CE:
XCE  0.1 R E
1  2  f CE x 0.1 R E
CE 1 / (2  f x 0.1 R E) = 1 / (2 x 3.14 x 50 x 0.1 x 120) = 260 F
So, CE = 470 F is selected.
Measure DC conditions (without AC supply)

1) Voltage across R1 = V R1 =
2) Voltage across R2 = V R2 =
3) Total voltage =Vcc = V R1 + V R2 This will check proper biasing condition
4) Voltage across RC = VRC=
5) Voltage across Collector and emitter VCE =
6) Voltage across R E = VRE =

DEPARTMENT OF EEE Page | PAGE \* MERGEFORMAT 49

Analog Electronic Circuit Lab (MVJ22EE33)

7) Total voltage = VccVRC + VCE + VRE.

This will check proper working of transistor

Procedure:
1. Connections are made as per the circuit diagram.
2. Set the VCC as 12 V.
3. Measure the DC conditions without ac supply
 VR1 + VR2 = VCC
 VRC + VCE + VRE = VCC
4. Set input signal as 20mV.
5. By varying the frequency in the signal generator, the corresponding peak-to-
peak voltage of the output waveform is noted in the tabular column.
6. Plot the graphs between the gain vs. frequency and find bandwidth. (Use semi
log graph)

Model Graph:

Tabular Column: Input Voltage Vi = ------------ mv

Outp
ut Volta Normali Gain in (dB)
Freque
Volta ge zed
ncy
ge Gain
Gain(N.
(Hz) 20 log (N.G)
(Volt Vo / V i G)
s)

DEPARTMENT OF EEE Page | PAGE \* MERGEFORMAT 49

Analog Electronic Circuit Lab (MVJ22EE33)

Calculations:
Normalized Gain = Voltage Gain / Maximum Voltage Gain
Lower Cut-off Frequency, FL =
Upper Cut-off Frequency, FU =
Bandwidth, BW = FU – F

INPUT & OUTPUT IMPEDANCE

Input impedance

Procedure

1. Connections are made as per the circuit diagram.

2. Set mid-frequency to 10 Khz, so that we get maximum output voltage.
3. Set the DRB to minimum resistance (0Ω).
4. Adjust (increase) DRB until output =V o/2. Now note down the resistance value
in DRB which gives the input impedance (Z i)

Output impedance

Procedure:

1. Connections are made as per the circuit diagram.

2. Set the mid-frequency to 10 Khz, so that we get maximum output voltage.
3. Keep the DRB maximum position. And then vary DRB such that the output
becomes half of the maximum output voltage.
DEPARTMENT OF EEE Page | PAGE \* MERGEFORMAT 49
Analog Electronic Circuit Lab (MVJ22EE33)

4. Adjust (decrease) DRB until output = V o/2. Now note down the resistance
value in DRB which gives the output impedance (Z o)

Result:
Thus the RC Coupled BJT Amplifier was designed and studied.

Gain =
Bandwidth =
Input Impedance =
Output Impedance =
Thus the RC Coupled FET Amplifier was designed and studied.

Gain =
Bandwidth =
Viva Questions:

1. Why emitter is heavily doped compared to base and collector?

Ans: Because it has to supply charge carriers.

2. What is the mainstream of current in base region of npn transistor?

Ans: Diffusion of electrons.

3. How reverse saturation current vary in transistor w.r.t temperature

rise?
Ans: Doubles for every 10oc rise in temperature.

4. What early effect in transistor?

Ans: Reduction of the effective base-width caused by electron hole
recombination at the base.

5. Which transistor configuration provide highest output impedance?

Ans: CB

6. Why the Q-point of voltage amplifier is selected in the middle of the

active region?
Ans: To get distortion less output.

7. Why voltage divider bias circuit is used in amplifier?

Ans: since this makes the operating point almost independent of β.

8. What is bias stabilization? How it is used to prevent thermal runaway?

Ans: Bias stabilization means making operating point independent of
temperature variations or variations of transistor parameters.

9. BJT is ----------------------- input controlled variable.

Ans: current
Experiment No:05 Date:

DEPARTMENT OF EEE Page | PAGE \* MERGEFORMAT 49

Analog Electronic Circuit Lab (MVJ22EE33)

TRANSISTOR POWER AMPLIFIERS-CLASS A AND CLASS B

Aim: To draw the frequency response of single stage BJT RC coupled amplifier and
determination of half power points, bandwidth, input, and output impedances.

Apparatus Required:

Sl. No Apparatus Range Quantity

Theory: THEORY: An amplifier designed to deliver electric power to a desired load

is known as a power amplifier. Power amplifiers find applications in transmitter,
servomotor amplifiers, industrial control circuits, and audio amplifiers. In general,
power amplifiers designed to del1iver the maximum power output at the highest
efficiency. Since power amplifiers inherently involve excursions in voltage and
current, the transistor may operated in the non-linear regions of the characteristic
curve resulting distortion in the output. Furthermore, the transistor subjected to
large values of current and voltage, thermal instability may become a problem and
thus the power amplifier must biased to guard against thermal runaway.

Depending on their operation, power amplifiers can be grouped into four main
classes: - CLASS A operation - CLASS AB operation - CLASS B operation - CLASS C
operation.

In class A operation, the entire input signal is reproduced faithfully at the output
resulting minimum distortion. The power delivered by the power supply is constant
and not affected by input signal. This means that, power being dissipated by the
circuit even through no signal is present. Further more, the maximum lower
dissipated in the transistor under up signal condition. Therefore the efficiency in
class A operation is poor.

DEPARTMENT OF EEE Page | PAGE \* MERGEFORMAT 49

Analog Electronic Circuit Lab (MVJ22EE33)

In class B operation, exactly half of the input signal appears amplified at the output.
Transistor is biased such that Ic =0. Therefore the amplifier dissipates power only
when it is being used to amplify input signal. Hence, the efficiency is higher but the
distortions are considerable.

Circuit Diagram:

DEPARTMENT OF EEE Page | PAGE \* MERGEFORMAT 49

Analog Electronic Circuit Lab (MVJ22EE33)

PROCEDURE: 1. Connect the circuit as shown in Fig. Adjust VBB to obtain Ic=4.5mA.
Then measure VBE and VCE.
2. Draw the load line on the given output characteristics. Locate Q point.
3. Apply a sinusoidal input signal of 1kHz and adjust the input voltage to obtain
maximum undistorted output. Draw input and output waveform accurately.
4. Calculate efficiency and distortions.
5. Adjust VBB equal to the half value set in step 1. Measure Ic, VBE, and VCE.
6. Apply a sinusoidal input signal of magnitude applied in step 3. Draw input and
output waveform. Then measure rms output voltage (hence calculates rms and
average current). Repeat step 4.
7. Adjust VBB to obtain Ic = 0 (class B operation). Repeat step 6.
8. Adjust VBB = -0.5 volt. Measure VBE, VCE and Ic.
9. Apply a sinusoidal input signal of magnitude apply in step 3. Draw input and
output waveform. Then calculate efficiency.
10. Connect the circuit as shown in Fig.(3). Measure the dc current pass through
each transistor.
11. Measure the ac and dc current pass through the load. Then calculate efficiency.
TABULAR COLOUM- CLASS A

DEPARTMENT OF EEE Page | PAGE \* MERGEFORMAT 49

Analog Electronic Circuit Lab (MVJ22EE33)

TABULAR COLOUM – CLASS B

Result :
Gain of class A Amplifier :
Gain of class B Amplifier :

VIVA QUESTIONS:

1. Define class A power amplifier?

2. Give the reason why class A power amplifier is called as directly coupled
power amplifier?
3. What is the efficiency of class A power amplifier?
4. In a power transistor, when the maximum power dissipation takes place?
5. List out the different types of distortions?
6. Define Harmonic distortion?
7. What is the difference between class A and class B power amplifier?

DEPARTMENT OF EEE Page | PAGE \* MERGEFORMAT 49

Analog Electronic Circuit Lab (MVJ22EE33)

Experiment No:06 Date:

RC PHASE SHIFT OSCILLATORS

Aim: To calculate the frequency of the RC phase shift oscillator & to measure the
phase angles at different RC sections.

Apparatus Required:

Sl. Quantit
Apparatus Range
No y

Theory: RC-Phase shift Oscillator has a CE amplifier followed by three sections of

RC phase shift feedback Networks the output of the last stage is return to the input
of the amplifier. The values of R and C are chosen such that the phase shift of each
RC section is 60º.Thus The RC ladder network produces a total phase shift of 180º
between its input and output voltage for the given frequencies. Since CE Amplifier
produces 180 º phases shift the total phase shift from the base of the transistor
around the circuit and back to the base will be exactly 360º or 0º. This satisfies the
Barkhausen condition for sustaining oscillations and total loop gain of this circuit is
greater than or equal to 1, this condition used to generate the sinusoidal
oscillations. The frequency of oscillations of RC-Phase Shift Oscillator is, f =
1/(2RC*√6)
Circuit Diagram:

DEPARTMENT OF EEE Page | PAGE \* MERGEFORMAT 49

Analog Electronic Circuit Lab (MVJ22EE33)

PROCEDURE:
1. Make the connection as per the circuit diagram as shown above.
2. Observe the output signal and note down the output amplitude and time period
(Td).
3. Calculate the frequency of oscillations theoretically and verify it practically
(f=1/Td).
RESULT: The frequency of RC phase shift oscillator is calculated and the phase shift
at different RC sections is noted.
FT = FP =
VIVA QUESTIONS:
1. What are the conditions of oscillations?
2. Give the formula for frequency of oscillations?
3. What is the total phase shift produce by the RC ladder network?
4. Whether the oscillator is positive feedback or negative feedback?
5. What are the types of oscillators?
6. What is the gain of RC phase shift oscillator?
7. What is the difference between damped oscillations undamped oscillations?
8. What are the applications of RC oscillations?
9. How many resistors and capacitors are used in RC phase shift network
10.How the Barkhausen criterion is satisfied in RC phase shift oscillator?

DEPARTMENT OF EEE Page | PAGE \* MERGEFORMAT 49

Analog Electronic Circuit Lab (MVJ22EE33)

Experiment No:07 Date:

SIMULATION OF WIEN BRIDGE OSCILLATOR USING PSPICE

Aim: To study Wein bridge oscillator using pspice.

Apparatus Required:

Quantit
Sl. No Apparatus Range
y

Theory: The wien bridge oscillator is a standard circuit for generating low
frequencies in the range of 10 Hz to about 1MHz.The method used for getting +ve
feedback in wien bridge oscillator is to use two stages of an RC-coupled amplifier.
Since one stage of the RCcoupled amplifier introduces a phase shift of 180 deg, two
stages will introduces a phase shift of 360 deg. At the frequency of oscillations f the
+ve feedback network shown in fig makes the input & output in the phase. The
frequency of oscillations is given as f =1/2π√R1C1R2C2 In addition to the positive
feedback.

Circuit Diagram:

DEPARTMENT OF EEE Page | PAGE \* MERGEFORMAT 49

Analog Electronic Circuit Lab (MVJ22EE33)

PROCEDURE:
1. Enter in to the Pspice software.
2. Customize the screen and then draw the circuit on the screen .
3. Start the simulation and observe the input and output waveforms.
MODEL GRAPH :

RESULT:
VIVA QUESTIONS
1. Give the formula for frequency of oscillations?
2. What is the condition for wien bridge oscillator to generate oscillations?
3. What is the total phase shift provided by the oscillator?
4. What is the function of lead-lag network in Wein bridge oscillator?
5. which type of feedback is used in Wein bridge oscillator

DEPARTMENT OF EEE Page | PAGE \* MERGEFORMAT 49

Analog Electronic Circuit Lab (MVJ22EE33)

6. What is gain of Wein bridge oscillator?

7. what are the application of Wein bridge oscillator
8. What is the condition for oscillations?
9. What is the difference between damped oscillations undamped Oscillations?

DEPARTMENT OF EEE Page | PAGE \* MERGEFORMAT 49

Analog Electronic Circuit Lab (MVJ22EE33)

Experiment No:08 Date:

SIMULATION OF CRYSTAL OSCILLATOR USING PSPICE

Aim: To simulate Crystal oscillator using pspice.

Apparatus Required:

Sl. No Apparatus Range Quantity

Theory:A crystal oscillator is an electronic oscillator circuit that is used for the
mechanical resonance of a vibrating crystal of piezoelectric material. It will create
an electrical signal with a given frequency. This frequency is commonly used to
keep track of time for example wristwatches are used in digital integrated circuits to
provide a stable clock signal and also used to stabilize frequencies for radio
transmitters and receivers. Quartz crystal is mainly used in radio-frequency (RF)
oscillators. Quartz crystal is the most common type of piezoelectric resonator, in
oscillator circuits, we are using them so it became known as crystal oscillators.
Crystal oscillators must be designed to provide a load capacitance.

Circuit Diagram:

DEPARTMENT OF EEE Page | PAGE \* MERGEFORMAT 49

Analog Electronic Circuit Lab (MVJ22EE33)

PROCEDURE:
1. Enter in to the Pspice software.
2. Customize the screen and then draw the circuit on the screen .
3. Start the simulation and observe the input and output waveforms.
MODEL GRAPH

RESULT:
VIVA QUESTIONS:

1. what are the advantages of crystal oscillator over other oscillators?

2. What is the principle of crystal oscillator?

3. Mention few applications of crystal oscillator

4. What crystal is used in crystal oscillator?

5. What is the range of frequency of crystal oscillator?

DEPARTMENT OF EEE Page | PAGE \* MERGEFORMAT 49

Analog Electronic Circuit Lab (MVJ22EE33)

AdditionalExperiment:1 Date:

VOLTAGE SERIES FEEDBACK AMPLIFIER

Aim:To study the effect of voltage series feedback on Gain of the Amplifier

Apparatus Required:

Sl. No Apparatus Range Quantity

Theory: When any increase in the output signal results into the input in such a way
as to cause the decrease in the output signal, the amplifier is said to have negative
feedback. The advantages of providing negative feedback are that the transfer gain
of the amplifier with feedback can be stablised against varations in the hybrid
parameteresof the transistor or the parameters of the other active devices used in
the circuit. The most advantage of the negative feedback is that by propere use of
this , there is significant improvement in the frequency respponse and in the
linearity of the operation of the amplifier.This disadvantage of the negative
feedback is that the voltage gain is decreased.In Voltage-Series feedback , the input
impedance of the amplifier is decreased and the output impedance is
increased.Noise and distortionsare reduced cosiderably.

Circuit Diagram:

DEPARTMENT OF EEE Page | PAGE \* MERGEFORMAT 49

Analog Electronic Circuit Lab (MVJ22EE33)

Procedure:

1. Connections are made as per circuit diagram.

2. Keep the input voltage constant at 20mV peak-peak and 1kHz frequency.For
different values of load resistance, note down the output voltage and calculate the
gain by using the expression Av = 20log(V0 / Vi ) dB
3. Add the emitter bypass capacitor and repeat STEP 2.And observe the effect of
Feedback on the gain of the amplifier
4. For plotting the frquency the input voltage is kept constant at 20mV peak-peak
and the frequency is varied from 100Hz to 1MHz.
5. Note down the value of output voltage for each frequency. All the readings are
tabulated and the voltage gain in dB is calculated by using expression Av =
20log(V0 / Vi ) dB
6. A graph is drawn by taking frequency on X-axis and gain on Y-axis on semi log
graph sheet
7. The Bandwidth of the amplifier is calculated from the graph using the expression
Bandwidth B.W = f2 – f1. Where f1 is lower cut off frequency of CE amplifier f 2 is
upper cut off frequency of CE amplifier The gain-bandwidth product of the amplifier
is calculated by using the expression Gain-Bandwidth Product = 3-dB midband gain
X Bandwidth.

DEPARTMENT OF EEE Page | PAGE \* MERGEFORMAT 49

Analog Electronic Circuit Lab (MVJ22EE33)

Result:
Viva questions:
1. what is meant by feed back?
2. what are the types of feed back?
3. why we are using negative feed back in feedback amplifiers?
4.what are the different types of feedback amplifiers?

DEPARTMENT OF EEE Page | PAGE \* MERGEFORMAT 49

Analog Electronic Circuit Lab (MVJ22EE33)

Additional Experiment No: 2 Date:

WEIN BRIDGE OSCILLATOR

Aim: To design and set up a Wein Bridge oscillator using Transistor and to observe
the sinusoidal output waveform

Apparatus Required:

Sl. No Apparatus Range Quantity

Theory: An oscillator is an electronic circuit for generating an AC signal voltage with a DC supply as
the only input requirement. The frequency of the generated signal is decided by the circuit elements
used. An oscillator requires an amplifier, a frequency selective network and a positive feedback from the
output to the input.TheBarkhausen criterion for sustained oscillation is Aβ = 1 where A is the gain of the
amplifier and β is the feedback factor (gain).The unity gain means signal is in phase. ( If the signal is 1800
out of phase and gain will be -1).

A Wien bridge oscillator is a type of electronic oscillator that generates sine waves. It can generate a
large range of frequencies. The oscillator is based on a bridge circuit originally developed by Max Wien
in 1891 for the measurement of impedances. The bridge comprises four resistors and two capacitors.
The oscillator can also be viewed as a positive gain amplifier combined with a bandpass filter that
provides positive feedback. Automatic gain control, intentional non-linearity and incidental non-linearity
limit the output amplitude in various implementations of the oscillator. The circuit shown to the right
depicts a common implementation of the oscillator, with automatic gain control, using modern
components. Under the condition that R1=R2=R and C1=C2=C, the frequency of oscillation is given by:
DEPARTMENT OF EEE Page | PAGE \* MERGEFORMAT 49
Analog Electronic Circuit Lab (MVJ22EE33)

1
f=
2 πRC

and the condition of stable oscillation is given by

Rf
Rb=
2

Circuit Diagram:

Model Graph

DEPARTMENT OF EEE Page | PAGE \* MERGEFORMAT 49

Analog Electronic Circuit Lab (MVJ22EE33)

PROCEDURE:

1. Identify the pin details of BC107 Transistor (or equivalent silicon Transistor such
as BC108/547) and test it using a millimeter. Set up the circuit on breadboard as
shown in figure.
2. A 12V Supply Voltage is given by using Regulated power supply and output is
taken from collector of the Transistor.
3. By using CRO the output time period and voltage are noted.
4. Plot all the readings curves on a single graph sheet.

DEPARTMENT OF EEE Page | PAGE \* MERGEFORMAT 49

Analog Electronic Circuit Lab (MVJ22EE33)

Sl No. Amplitude(volts) Time(ms) Frequency(Hz)

Result:

DEPARTMENT OF EEE Page | PAGE \* MERGEFORMAT 49